2

1

2

1

2

4

A No.

1

2

3

4

5

6

7

WHAT IS CLAIMED IS:

1. A method of buffering an RF signal comprising:

receiving an input signal, wherein the input signal alternates between a first polarity and a second polarity;

generating a first current, wherein the first current is proportional to the input signal when the input signal has the first polarity, and approximately equal to zero when the input signal has the second polarity;

generating a second current, wherein the second current is proportional to the input signal when the input signal has the second polarity, and approximately equal to zero when the input signal has the first polarity;

generating a third current proportional to the first current; generating a fourth current proportional to the second current; applying the first and fourth currents to a first terminal of an inductor; and applying the second and third currents to a second terminal of the inductor.

- The method of claim 1 wherein a capacitance is between the first terminal of the inductor and the second terminal of the inductor, and the inductor and capacitance form a tank circuit.
- 3. The method of claim 2 wherein the input signal alternates between the first polarity and the second polarity at a first frequency, the tank circuit has a resonant frequency of a second frequency, and the first frequency and second frequency are approximately equal.
- 4. The method of claim 2 wherein the first current and the second current are generated by NMOS devices.
- The method of claim 4 wherein the third current and the fourth current are generated by PMOS devices.
 - 6. The method of claim 2 wherein the first current is geometrically proportional to the input signal when the input signal has the first polarity, and the second current is geometrically proportional to the input signal when the input signal has the second polarity.

2

3

A 60, 2

| 1 | 7. | A circuit for buffering RF signals comprising: |
|---|---|--|
| 2 | a fi | rst switch coupled between a first supply node and a first output node; |
| 3 | | cond switch coupled between the first supply node and a second output |
| 4 | node; | |
| 5 | a th | ird switch coupled between the first output node and a second supply node; |
| 6 | | urth switch coupled between the second node and the second supply node; |
| 7 | and | 11 3 |
| 8 | an i | nductor coupled between the first output node and the second output node. |
| 1 | 8. | The circuit of claim 7 wherein the first switch, the second switch, the |
| 2 | third switch, and th | e fourth switch are open or closed depending on the polarity of an input |
| 3 | signal. | |
| | | |
| 1 | 9. | The circuit of claim 8 wherein when the input signal has a first |
| 2 | polarity, the first and fourth switches are open, and second and third switches are closed. | |
| 1 | 10. | The circuit of claim 9 wherein when the input signal has a second |
| 2 | polarity, the first ar | ad fourth switches are closed, and second and third switches are open. |
| | | are open. |
| 1 | 11. | The circuit of claim 7 wherein the third switch and the fourth switch |
| 2 | are NMOS devices. | |
| 1 | 12. | The circuit of claim 11 wherein third and fourth switch are biased near |
| 2 | their cutoff region. | The electric of claim 11 wherein third and fourth switch are biased near |
| _ | men enter region. | |
| 1 | 13. | The circuit of claim 11 wherein the first switch and the second switch |
| 2 | are PMOS devices. | |
| 1 | 1.4 | |
| 2 | 14. | The circuit of claim 13 wherein the PMOS devices are configured to |
| 2 | provide positive fee | dback. |
| 1 | 15. | An integrated circuit, wherein the integrated circuit comprises the |
| 2 | circuit of claim 7. | January Indiana |
| | | |
| 1 | 16. | A circuit for buffering RF signals comprising: |

C 4 T 7 C 1

having a control electrode coupled to a first input node;

a first device coupled between a first output node and a first supply node,

. .

| | a second device coupled between a second output node and the first supply | | |
|--|--|--|--|
| | node, having a control electrode coupled to a second input node; | | |
| | | | |
| | a third device coupled between a second supply node and the first output node | | |
| | having a control electrode coupled to the second output node; | | |
| | a fourth device coupled between the second supply node and the second output | | |
| | node, having a control electrode coupled to the first output node; and | | |
| | an inductor coupled between the first output node and the second output node. | | |
| | 17. The circuit of claim 16 further comprising: | | |
| | a fifth device coupled between the first device and the first output node; and | | |
| | a sixth device coupled between the second device and the second output node. | | |
| | 18. The circuit of claim 16 wherein the first device and the second device | | |
| are NMOS devices, and the third device and fourth device are PMOS devices. | | | |
| | 19. An integrated circuit, wherein the integrated circuit comprises the | | |
| circuit of claim 18. | | | |
| | 20. A transceiver comprising the circuit of claim 18. | | |
| | 21. An computing device comprising: | | |
| | a memory; | | |
| | a central processing unit coupled to the memory; and | | |
| | the transceiver of claim 20 coupled to the central processing unit. | | |

x , : , , ,